# CS152A Lab 2 Workshop 1

In the previous session you were given a tutorial of FPGA design and implementation, and went through the whole process using Xilinx’s toolchain. In this session, you will explore the example’s simulation process to learn more about behavioral simulation, debugging, and design.

Answer the following questions as much as you can and include the answers in your lab report. **You’ll have to simulate with the original source code to answer the questions**.

## Clock Dividers

In the nexys3.v file, there is a signal/reg named clk\_en. The clk\_en represents a clock that is much slower than the master clock clk. Read the section of code that’s relevant to clk\_en and try to understand how the clock divider is implemented.

1. Add clk\_en to the simulation’s waveform tab and then run the simulation again. Use the cursor to find the periodicity of this signal (you can select the signal and use arrow keys to reach the exact edges). Capture a waveform picture that shows two occurrences of clk\_en, and include it in the lab report. Indicate the exact period of the signal in the report.
2. A duty cycle is the percentage of one period in which a signal or system is active: , where D is the duty cycle, T is the interval where the signal is high, and p is the period. What is the exact duty cycle of clk\_en signal?

* P = 1311.735 us, T=10ns .00076%

1. What is the value of clk\_dv signal during the clock cycle that clk\_en is high?

* 0000000000000000 on rising, then drops to 0000000000000001

1. Draw a simple schematic/diagram of signals clk\_dv, clk\_en, and clk\_en\_d signals. It should be a translation of the corresponding Verilog code.

## Debouncing

Now move on to the signal inst\_vld. Read the relevant code and use the simulation as your aid, answer the following questions in your lab report.

1. What is the purpose of clk\_en\_d signal when used in expression ~step\_d[0] & step\_d[1] & clk\_en\_d? Why don't we use clk\_en?

* We want step\_d to be \_10 and for clock\_en\_d to be rising edge. When clk\_en finishes, clk\_en\_d begins to rise. Clk\_en\_d basically acts as an extension of the signal clk\_en

1. Instead of clk\_en <= clk\_dv\_inc[17], can we do clk\_en <= clk\_dv[16], making the duty cycle of clk\_en 50%? Why?

* Makes clk\_en longer (655.36 us now, compared to 10ns before) due to it taking the first 16 bits, doesn’t take the 17th bit (1), causing a lot of extra cycles that take a long time (0.6546 high)(1.3106 period)

1. Include waveform captures that clearly show the timing relationship between clk\_en, step\_d[1], step\_d[0], btnS, clk\_en\_d, and inst\_vld.
2. Draw a simple schematic/diagram of the signals above. It should be a translation of the corresponding Verilog code.

## Register File

The sequencer’s register file is located in a file called seq\_rf.v. It stores the values of the four registers. Take a look at the source code and see if you can understand how it is implemented. Answer the following questions in the lab report.

1. Find the line of code where a register is written a non-zero value. Is this sequential logic or combinatorial logic?
2. Find the lines of code where the register values are read out from the register file. Is this sequential or combinatorial logic? If you were to manually implement the readout logic, what kind of logic elements would you use?
3. Draw a circuit diagram of the register file block. It should be a translation of the corresponding Verilog code.
4. Capture a waveform that shows the first time register 3 is written with a non-zero value.